Semi-trunk routing
This capability allows the user to create a Sketch plan that will only be routed on one end of the plan. By choosing the new command, Route Semi-Trunk, the Sketch plan will be optimized for the end opposite the Route to Dot, and then routed.
This can help the user to pre-route interfaces that may still require placement or pin and gate swapping optimization. To complete optimization of an FPGA or ASIC, and insure the placement of the interface is complete, the user can easily Reverse the Sketch plan to optimize the other end.
Learn more on Design Automation.
Related resources
SLEC System Factsheet
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
PowerPro Low-Power
The PowerPro Platform provides a complete solution to accurately measure, interactively explore and thoroughly optimize power during the RTL development cycle. Using PowerPro, designers achieve maximum power reduction for SoC.