Pillar one: digitally integrated and optimized multi-domain solutions
A digitally integrated and optimized multi-domain environment enables efficient, secure, concurrent design across all engineering teams (IC, IC packaging, FPGA and PCB within electronics, as well as mechanical and software), enabling teams to optimize the costs associated with a project, accelerate design time, manage data integrity, and improve the quality of results.
Related resources
Xperi®: A Designer’s Life with HLS
This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th
High-Level Synthesis Verification Technologies and Techniques
This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.