technology overview

No-compromise DFT: Tessent Streaming Scan Network

The packetized scan test delivery changing the face of DFT.

Estimated Watching Time: 17 minutes

This video describes the basic components of the Tessent Streaming Scan Network (SSN), which solves many DFT planning and implementation challenges in complex SoCs. By decoupling chip and core level DFT, it enables simultaneous testing of any number of cores with few chip-level pins, and it has multiple features to reduce test time and test data volume. It can test any number of identical core instances in near-constant time, minimizes padding in the presence of cores with mismatched pattern counts and/or scan chain lengths, and enables fast streaming of data to/from and throughout the chip. It simplifies design planning and implementation and is especially well suited for tile-based designs.

Share

Related resources

Shift Left in DFT Design
Blog Post

Shift Left in DFT Design

Tessent™ RTL Pro software automates the analysis and insertion of Tessent VersaPoint™ test point technology, LBIST-OST test points, dedicated scan wrapper cells and x-bounding logic as behavioral code at the RTL level. Tessent RTL…

Effortless Embedded TAP Controller Insertion Tessent Platform
Blog Post

Effortless Embedded TAP Controller Insertion Tessent Platform

A tap controller, or Test Access Port (TAP) controller, is a critical component in the design-for-test (DFT) methodology used in…

Tessent YieldInsight
Fact Sheet

Tessent YieldInsight

When a new manufacturing process is introduced, or a new product is introduced on a mature manufacturing process, yields will tend to be significantly lower than acceptable.