Technical Paper

New approaches to physical verification closure and cloud computing come to the rescue in the EUV era

Charts showing Calibre memory consumption and performance improvements across technology nodes

Time-to-market is a critical commodity in the electronics industry, as is the cost-effective use of resources and engineer expertise. EDA suppliers constantly evaluate design information from both design houses and foundries to assess the impact of changing technology, and to develop and implement new functionality and tools that reduce time and resource impacts while improving accuracy and full coverage. Continuously developing smarter, more accurate, faster, and more efficient processes helps the industry improve both the bottom line and product quality, even in the face of increasing technological complexity.

Share

Related resources

Comprehensive statistical analysis of SERDES links considering the effect of DFE error propagation
White Paper

Comprehensive statistical analysis of SERDES links considering the effect of DFE error propagation

This paper proposes a statistical approach which seamlessly includes DFE into computational loop and provides required performance without simplifications.

Designing SerDes channels for protocol compliance
Webinar

Designing SerDes channels for protocol compliance

Multi-gigabit serial channels present some of the most stringent signal integrity challenges facing designers today. With high-speed links

Overview of SERDES channel equalization techniques for serial interfaces
White Paper

Overview of SERDES channel equalization techniques for serial interfaces

In this paper, we’ll highlight some important aspects of the most popular interconnect specifications, with a focus on SERDES channel equalization techniques for Serial Interfaces.