Technical Paper

New approaches to physical verification closure and cloud computing come to the rescue in the EUV era

Charts showing Calibre memory consumption and performance improvements across technology nodes

Time-to-market is a critical commodity in the electronics industry, as is the cost-effective use of resources and engineer expertise. EDA suppliers constantly evaluate design information from both design houses and foundries to assess the impact of changing technology, and to develop and implement new functionality and tools that reduce time and resource impacts while improving accuracy and full coverage. Continuously developing smarter, more accurate, faster, and more efficient processes helps the industry improve both the bottom line and product quality, even in the face of increasing technological complexity.

Share

Related resources

Beyond geometry checks: Context-aware design verification
Technical Paper

Beyond geometry checks: Context-aware design verification

Automated context-aware verification can solve demanding design and manufacturing challenges in both established and emerging nodes.

Calibre nmDRC Recon overview
Video

Calibre nmDRC Recon overview

Calibre nmDRC Recon accelerates early-stage DRC by using AI heuristics to detect systemic errors, reducing debug time and iteration cycles, ensuring faster, more efficient semiconductor design verification.

Calibre Multi-Patterning Overview
Video

Calibre Multi-Patterning Overview

Calibre Multi-Patterning enables semiconductor designers and manufacturers to verify and optimize complex designs using advanced multi-patterning techniques, ensuring high-quality tape-outs for the most advanced process nodes.