Technical Paper

Ensuring ESD protection verification with Calibre PERC packaged checks

Illustration of an arrow progressing in a circle with a check in the middle

Electronic design automation (EDA) verification of electrostatic discharge (ESD) protection is a complex task. Different integrated circuit (IC) companies use different ESD protection approaches, different design flows, and different verification tools. To establish a consistent and comprehensive ESD EDA verification flow, the ESD Association (EDSA) provides recommended ESD compliance checks. The Calibre PERC reliability platform includes many of these ESD checks as packaged checks, allowing design companies to implement fast, efficient ESD verification without the need to code and maintain their own checks.

Apply ESDA ESD protection guidelines quickly and accurately in your IC designs with Calibre PERC packaged checks

To provide consistent and accurate coverage of ESDA ESD protection rules, the Calibre PERC platform includes packaged checks that IC designers can run either by using default parameters or applying desired modifications, eliminating the need for manually-coded checks. IC designers can embed Calibre PERC packaged checks into their existing design verification flows as part of an integrated Calibre platform for cell, square, and full-chip verification. Not only do these packaged checks ensure compliance with the ESDA design rules at all ESD design levels, from device to full chip level, but they also save IC design companies the time and resources required to code and maintain their own checks.

The Calibre PERC packaged ESDA checks provide a new and innovative way to apply the ESDA ESD protection guidelines quickly and accurately, enabling IC designers to run comprehensive ESD protection verification on any technology node for any design level. By using the Calibre PERC packaged ESDA checks, IC designers can achieve fast, accurate ESD reliability verification while reducing time to market.

Share

Related resources

Catapult High-Level Synthesis & Verification
Learning Center Library

Catapult High-Level Synthesis & Verification

The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.

Porting Vivado HLS Designs to Catapult HLS Platform
White Paper

Porting Vivado HLS Designs to Catapult HLS Platform

High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).

Catapult for a Power Optimized ESL Hardware Realization Flow
White Paper

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.

Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
White Paper

Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis

This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.