reference design

Modeling and synthesizing large ratio rate adapters

Design source examples

Filter for 192 taps for a nicer impulse response and convenience in tap coefficient selection

Sometimes engineers are called upon to design sample rate adapters with ratios that do not fit convenient integer rates of decimation or interpolation.

Decimating or interpolating by ratios of less than two can lead to large ratios of required interpolation and decimation that would be inefficient if implemented as cascaded filters. This document examines an algorithmic solution for minimal hardware and efficient implementation of such large ratio rate adapters.

What you get

The zipped folder contains a design source code example with a simple testbench and an Application Note detailing the design of a 37/50 rate adaptor that can be applied to any large ratio rate conversion.

  • downconverter.cpp - The core implementation in C++
  • downconverter.h - A header file for the implementation
  • linear.cpp - A C++ implementation of linear interpolation with no filtering
  • script.tcl - A script for Catapult® HLS
  • tb_downconverter.cpp - A testbench for the implementation (for C++ testing and reuse with the RTL)
  • Application Note - Modeling and Synthesizing Large Ratio Rate Adapters

Share

Related resources

Data integrity checks save time and resources in parallel IC design flows
Technical Paper

Data integrity checks save time and resources in parallel IC design flows

Automated data integrity checks ensure quick, accurate identification and resolution of data mismatches in parallel IC design flows before physical verification, eliminating costly rework and schedule delays.

Custom integrity checks find early IC design implementation errors
Technical Paper

Custom integrity checks find early IC design implementation errors

Early-stage mistakes and out-of-sync data can limit a design team’s productivity. Technology-agnostic design integrity checks enable designers to find and fix gross and systemic issues before initiating downstream applications.

Finding systemic issues before SoC integration speeds time to tapeout
Technical Paper

Finding systemic issues before SoC integration speeds time to tapeout

Early detection of systemic design issues like power to ground and bridge shorts enables designers to fix them before SoC integration and full-chip physical verification. The Calibre FDI utilities provide fast, automated checking.