How to create a project and run DFM analysis
Learn how to create a project and run DFM analysis as a designer. We will walk you step-by-step through a demo of the PCBflow web platform, where you will learn how to create a project, upload a design and run DFM analysis.
Related resources
Catapult High-Level Synthesis & Verification
The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.
Porting Vivado HLS Designs to Catapult HLS Platform
High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).
Catapult for a Power Optimized ESL Hardware Realization Flow
This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.
Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.