Verification IP for Control/Serial

Accelerated Confidence in simulation-based verification of RTL Designs with Control/Serial Bus Interfaces such as I2C, SPI, UART, JTAG