Veloce X-STEP O-RAN
Veloce X-STEP optimizes O-RAN interoperability and conformance
Veloce X-STEP is a smart, highly SW-based fiber-optic test system intended for the verification of 5G radios, distributed units, and Fronthaul network components. In addition to the nanosecond-level accuracy of Veloce X-STEP, its patented architecture allows full configurability of transmitted data and detailed visibility into received data, both reaching the level of individual data and control characters, as necessary. Along with the introduction of eCPRI and O-RAN in its wide protocol portfolio, Veloce X-STEP became the choice for the testing and development of O-RAN based 5G Fronthaul devices and networks.
Related resources
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.