PowerPro® Power Optimization
PowerPro’s optimization is the industry’s leading low-power RTL design platform. It provides the highest quality of results with maximum power savings to help you deliver low-power, energy efficient IPs. PowerPro offers a comprehensive set of power reduction techniques that can be used at different stages of RTL design.
Each stage of RTL design requires different methods to identify power reduction opportunities. PowerPro’s use-case independent static power checks can get you started on power very early on in the RTL design cycle; even before simulation vectors are available. You can perform low-power checking from the earliest RTL implementations right up to RTL IP power signoff.
As your RTL evolves, PowerPro’s micro-architectural analysis identifies opportunities for logic restructuring that can lead to significantly reduced power. Functional redundancy analysis finds redundant toggles that waste power and helps RTL designers identify root-cause and fix them.
Related resources
Tessent YieldInsight
When a new manufacturing process is introduced, or a new product is introduced on a mature manufacturing process, yields will tend to be significantly lower than acceptable.
Automotive-grade ATPG
Tessent TestKompress with Automotive-grade ATPG overcomes the quality limitations of traditional DFT methodologies by targeting defects in ICs at the transistor and interconnect levels.
Tessent Streaming Scan Network
Tessent Streaming Scan Network enables a true bottom-up design flow that decouples core level and chip level DFT configurations.