Skip to Main Content
fact sheet

FormalPro-LEC

Siemens EDA’s Complete Solution for Gate-Level Regression Testing of ASICs and ICs Larger than 100,000 Gates

Share