Skip to Main Content
Fact Sheet

FormalPro-LEC

Share

Siemens EDA’s Complete Solution for Gate-Level Regression Testing of ASICs and ICs Larger than 100,000 Gates