article

EDA challenges for 3D IC stacking technology

EDA experts on 3D IC chip packaging design workflow solutions

3D IC is consistently evolving and preparing for this emerging alternative to monolithic designs is essential for successful adoption. In this article, Semiconductor Engineering sat down with industry experts to learn more about challenges the changes in design tools and methodologies that are needed for developing 3D IC packaging.

See how experts answer:

  • What considerations are necessary?
  • How does place-and-route, timing closure, power delivery, and thermal impacting designs?
  • How do you approach changing the design flow?

    • Share

    Related resources

    Solving inter-domain leakage challenges: Enhancing IC design with Insight Analyzer
    Blog Post

    Solving inter-domain leakage challenges: Enhancing IC design with Insight Analyzer

    By Charlie Olson Design reliability remains a top priority for engineers in the world of semiconductor technology. One critical challenge…

    Smarter DRC for complex designs: Accelerating verification with Calibre nmDRC Recon
    Blog Post

    Smarter DRC for complex designs: Accelerating verification with Calibre nmDRC Recon

    By John Ferguson The challenge: Traditional DRC can't keep up… Increasing complexity and automation in IC design have made traditional…

    Enhancing multi-layer process defect prediction accuracy on an artificial intelligence/machine learning (AI/ML) platform
    Technical Paper

    Enhancing multi-layer process defect prediction accuracy on an artificial intelligence/machine learning (AI/ML) platform

    This paper presents two approaches to enhance multi-layer defect prediction accuracy on an AI/ML platform.