Implementing HBM interfaces with chiplets/SoC’s in advanced IC Packages
-640x360.jpg?auto=format%2Ccompress&w=640&fit=max&q=60)
In this webinar, you will get an introduction to HBM and its challenges, then learn how to develop and optimize a HBM based package floorplan and understand what an optimal workflow looks like for detailed physical implementation including channel characterization. In addition, we'll explore the development of circuit replication blocks and discuss signoff and tapeout.
What you will learn:
- How to floor plan the chiplet design by creating an HBM and an SoC
- How to plan and prototype the design before physically laying it out
- How to create breakout structures
- How to utilize complex vias
- How to route HBM channels in XPD
- How to export the HBM channel to HyperLynx
- How to address any DRC issues and backward annotate GDS edits if necessary
At the end, you will not only understand what HBM is from a package designers’ viewpoint but also how the Siemens design solution can boost your productivity and achieve your companies design objectives.
Learn more about advanced semiconductor packaging best practices.
Related resources
Calibre DesignEnhancer design-stage layout modification improves power management faster and earlier
Power is a key requirement in every IC design. The Calibre DesignEnhancer tool provides design-stage layout optimizations to help design teams achieve effective power management faster, and with Calibre confidence.
Calibre DesignEnhancer Via kit migration utility ensures accurate, timely updates
The Calibre DesignEnhancer Via kit migration utility provides a significant time savings when updating Via kits for new design rules or process nodes, while ensuring the changes maintain DRC-clean via insertions.
ST: Using Calibre DesignEnhancer Via to improve design quality and reduce support cost
See how Calibre DesignEnhancer provides “DRC-clean” results and uses the Calibre platform to maximize the insertion rate. These factors have enabled ST to reduce product design cycle time and the work cost.