This presentation shows how Real Number Modeling (RNM) enables accurate and efficient representation of analog blocks within digital mixed-signal verification. It demonstrates the integration of these models into Veloce Strato emulator for full system validation, using a PLL case study connected to a RISC-V environment. Results highlight significant acceleration of system-level verification while maintaining correlation with traditional simulation approaches.